Asynchronous Techniques for System-on-Chip Design
Top Cited Papers
- 10 July 2006
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Proceedings of the IEEE
- Vol. 94 (6) , 1089-1120
- https://doi.org/10.1109/jproc.2006.875789
Abstract
SoC design will require asynchronous techniques as the large parameter variations across the chip will make it impossible to control delays in clock networks and other global signals efficiently. Initially, SoCs will be globally asynchronous and locally synchronous (GALS). But the complexity of the numerous asynchronous/synchronous interfaces required in a GALS will eventually lead to entirely asynchronous solutions. This paper introduces the main design principles, methods, and building blocks for asynchronous VLSI systems, with an emphasis on communication and synchronization. Asynchronous circuits with the only delay assumption of isochronic forks are called quasi-delay-insensitive (QDI). QDI is used in the paper as the basis for asynchronous logic. The paper discusses asynchronous handshake protocols for communication and the notion of validity/neutrality tests, and completion tree. Basic building blocks for sequencing, storage, function evaluation, and buses are described, and two alternative methods for the implementation of an arbitrary computation are explained. Issues of arbitration, and synchronization play an important role in complex distributed systems and especially in GALS. The two main asynchronous/synchronous interfaces needed in GALS-one based on synchronizer, the other on stoppable clock-are described and analyzed.Keywords
This publication has 27 references indexed in Scilit:
- Three generations of asynchronous microprocessorsIEEE Design & Test of Computers, 2003
- SNAP: a Sensor-Network Asynchronous ProcessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Translating concurrent programs into delay-insensitive circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The design of an asynchronous MIPS R3000 microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- AMULET2e: an asynchronous embedded controllerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- ASPRO-216: a standard-cell Q.D.I. 16-bit RISC asynchronous microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1998
- A zero-overhead self-timed 160-ns 54-b CMOS dividerIEEE Journal of Solid-State Circuits, 1991
- The Limitations to Delay-Insensitivity in Asynchronous CircuitsPublished by Springer Nature ,1990
- Q-modules: internally clocked delay-insensitive modulesIEEE Transactions on Computers, 1988
- Communicating sequential processesCommunications of the ACM, 1978