Minimization of transistor delay at a given power density

This publication has 13 references indexed in Scilit:

• Comments, with reply, on 'A new approach to optimizing the base profile for high-speed bipolar transistors' by P.J. Van Wijnen and R.D. Gardner
  IEEE Electron Device Letters, 1991
• A new approach to optimizing the base profile for high-speed bipolar transistors
  IEEE Electron Device Letters, 1990
• A comparison of semiconductor devices for high-speed logic
  Proceedings of the IEEE, 1982
• Unified field-effect transistor theory including velocity saturation
  IEEE Journal of Solid-State Circuits, 1980
• Bipolar transistor design for optimized power-delay logic circuits
  IEEE Journal of Solid-State Circuits, 1979
• Bipolar circuit scaling
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1979
• Design of ion-implanted MOSFET's with very small physical dimensions
  IEEE Journal of Solid-State Circuits, 1974
• Ion-implanted MOS technology
  Radiation Effects, 1971
• The effects of distributed base potential on emitter-current injection density and effective base resistance for stripe transistor geometries
  IEEE Transactions on Electron Devices, 1964
• Maximum rapidly-switchable power density in junction triodes
  IRE Transactions on Electron Devices, 1959