Parallel pattern fault simulation based on stem faults in combinational circuits
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- Critical path tracing in sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Accelerated Fault Simulation and Fault Grading in Combinational CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- RFSIM: Reduced Fault SimulatorIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Critical Path Tracing - An Alternative to Fault SimulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- Properties of Faults and Criticalities of Values under Tests for Combinational NetworksIEEE Transactions on Computers, 1975
- A Deductive Method for Simulating Faults in Logic CircuitsIEEE Transactions on Computers, 1972