High Quality Testing of Embedded RAMs Using Circular Self-Test Path
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 18 references indexed in Scilit:
- Effectiveness of fault detection for low-overhead self-testing VLSI circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A BIST scheme using microprogram ROM for large capacity memoriesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Estimating testing effectiveness of the circular self-test path techniqueIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- Random pattern testing versus deterministic testing of RAMsIEEE Transactions on Computers, 1989
- IC quality and test transparencyIEEE Transactions on Industrial Electronics, 1989
- Realistic built-in self-test for static RAMsIEEE Design & Test of Computers, 1989
- Circular self-test path: a low-cost BIST technique for VLSI circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Automated BIST for sequential logic synthesisIEEE Design & Test of Computers, 1988
- Circular self-test path: a low-cost BIST techniquePublished by Association for Computing Machinery (ACM) ,1987
- Built-in Self Testing of Embedded MemoriesIEEE Design & Test of Computers, 1986