Clocking strategies in high performance processors
- 2 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Recent improvements in processor implementation have focused attention on clock generation and distribution. The clocks and the latches connected to them must be carefully engineered to meet the performance requirements of the system. The author reports on the difficulty encountered in generating clocks for current processors, and describes techniques used to create these clocks, including minimizing both the internal clock skew and the skew between the internal logic and the external world. On-chip clock distribution, zero delay buffers, and self-timed systems are discussed.<>Keywords
This publication has 7 references indexed in Scilit:
- A 100 MHz macropipelined CISC CMOS microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A PLL clock generator with 5 to 110 MHz lock range for microprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A three-million-transistor microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The design of an asynchronous MIPS R3000 microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A CMOS RISC CPU designed for sustained high performance on large applicationsIEEE Journal of Solid-State Circuits, 1990
- The 68040 32-b monolithic processorIEEE Journal of Solid-State Circuits, 1990
- A variable delay line PLL for CPU-coprocessor synchronizationIEEE Journal of Solid-State Circuits, 1988