Deductive Fault Simulation of Internal Faults of Inverter-Free Circuits and Programmable Logic Arrays
- 1 January 1986
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-35 (1) , 70-73
- https://doi.org/10.1109/tc.1986.1676661
Abstract
A method for the deductive fault simulation of faults in inverter-free circuits is presented. It is shown that in an inverter-free circuit, fault lists on lines with complementary logic values are disjoint, and fault list calculations can be done by performing fewer set operations compared to conventional gate level deductive simulation. Applications of the method to programmable logic arrays (PLA's) and deductive fault simulation of PLA faults are discussed.Keywords
This publication has 9 references indexed in Scilit:
- Deductive Fault Simulation of Internal Faults of Inverter-Free Circuits and Programmable Logic ArraysIEEE Transactions on Computers, 1986
- Detection of Faults in Programmable Logic ArraysIEEE Transactions on Computers, 1979
- Fault Analysis and Test Generation for Programmable Logic Arrays (PLA's)IEEE Transactions on Computers, 1979
- Deductive Fault Simulation with Functional BlocksIEEE Transactions on Computers, 1978
- A Testing Strategy for PLAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1978
- Diagnosis & Reliable Design of Digital SystemsPublished by Springer Nature ,1976
- Comparison of Parallel and Deductive Fault Simulation MethodsIEEE Transactions on Computers, 1974
- Design of Totally Self-Checking Check Circuits for m-Out-of-n CodesIEEE Transactions on Computers, 1973
- A Deductive Method for Simulating Faults in Logic CircuitsIEEE Transactions on Computers, 1972