Configuring multiple scan chains for minimum test time
- 1 January 1992
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The high test time for serial scan designs can be reduced by the use of multiple scan chains. The problem of optimally constructing multiple scan chains so as to minimize the overall test time is considered. Rather than following the traditional practice of using equal length chains, the chains are allowed to be of different lengths; this can lead to lower test times. The main idea of this approach is to assign those scan elements that are more frequently accessed to shorter scan chains. Given a design with N scan elements, and given that k scan chains are to be used for applying tests, an algorithm of complexity O(kN/sup 2/) is presented for configuring the chains such that the overall test application time is minimized. By analyzing a range of circuit topologies, test time reductions as large as 40% over equal length chain configurations are demonstrated.<>Keywords
This publication has 5 references indexed in Scilit:
- Selectable Length Partial Scan: A Method to Reduce Vector LengthPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Optimal configuring of multiple scan chainsIEEE Transactions on Computers, 1993
- A partial scan method for sequential circuits with feedbackIEEE Transactions on Computers, 1990
- The Ballast methodology for structured partial scan designIEEE Transactions on Computers, 1990
- DFT Expert: designing testable VLSI circuitsIEEE Design & Test of Computers, 1989