A new testing acceleration chip for low-cost memory tests
- 1 March 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Design & Test of Computers
- Vol. 10 (1) , 15-19
- https://doi.org/10.1109/54.199800
Abstract
It is argued that the development of semiconductor memories has reached a turning point. In the multimegabit dynamic random access memories (DRAMs) of the future, major factors contributing to the chip cost are process complexity, die size, equipment cost, and test cost. If conventional test methods are used, test costs will grow at an especially rapid rate. A memory test concept called the testing acceleration chip, which could reduce future test costs a hundredfold and yet maintain AC testing reliability, is presented.Keywords
This publication has 6 references indexed in Scilit:
- A 60 ns 3.3 V 16 Mb DRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 55 ns 16 Mb DRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 64-Mb DRAM with meshed power lineIEEE Journal of Solid-State Circuits, 1991
- A 33-ns 64-Mb DRAMIEEE Journal of Solid-State Circuits, 1991
- A single-chip, functional tester for VLSI circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- A Self-Testing Dynamic RAM ChipIEEE Journal of Solid-State Circuits, 1985