The difference-bit cache
- 1 May 1996
- journal article
- Published by Association for Computing Machinery (ACM) in ACM SIGARCH Computer Architecture News
- Vol. 24 (2) , 114-120
- https://doi.org/10.1145/232974.232986
Abstract
The difference-bit cache is a two-way set-associative cache with an access time that is smaller than that of a conventional one and close or equal to that of a direct-mapped cache. This is achieved by noticing that the two tags for a set have to differ at least by one bit and by using this bit to select the way. In contrast with previous approaches that predict the way and have two types of hits (primary of one cycle and secondary of two to four cycles), all hits of the difference-bit cache are of one cycle. The evaluation of the access time of our cache organization has been performed using a recently proposed on-chip cache access model.Keywords
This publication has 14 references indexed in Scilit:
- Using virtual lines to enhance locality exploitationPublished by Association for Computing Machinery (ACM) ,1994
- A quantitative evaluation of cache types for high-performance computer systemsIEEE Transactions on Computers, 1993
- Column-associative cachesPublished by Association for Computing Machinery (ACM) ,1993
- Performance optimization of pipelined primary cachePublished by Association for Computing Machinery (ACM) ,1992
- An analytical access time model for on-chip cache memoriesIEEE Journal of Solid-State Circuits, 1992
- Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffersPublished by Association for Computing Machinery (ACM) ,1990
- Evaluating associativity in CPU cachesIEEE Transactions on Computers, 1989
- Architectural and organizational tradeoffs in the design of the MultiTitan CPUPublished by Association for Computing Machinery (ACM) ,1989
- Cache operations by MRU changeIEEE Transactions on Computers, 1988
- Cache MemoriesACM Computing Surveys, 1982