Efficient modeling of interconnections in a VLSI circuit
- 13 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- SPIDER: capacitance modelling for VLSI interconnectionsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- New algebraic methods for modelling large‐scale integrated circuitsInternational Journal of Circuit Theory and Applications, 1988
- CAPCAL-a 3-D capacitance solver for support of CAD systemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Approximate Inversion Of Positive Definite Matrices, Specified On A Multiple BandPublished by SPIE-Intl Soc Optical Eng ,1988
- Three-dimensional capacitance evaluation on a Connection MachineIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- On the parasitic capacitances of multilevel parallel metallization linesIEEE Transactions on Electron Devices, 1985
- VLSI wiring capacitanceIBM Journal of Research and Development, 1985
- Positive definite completions of partial Hermitian matricesLinear Algebra and its Applications, 1984
- VLSI parasitic capacitance determination by flux tubesIEEE Circuits & Systems Magazine, 1982
- Capacitance models for integrated circuit metallization wiresIEEE Journal of Solid-State Circuits, 1975