High-level address optimization and synthesis techniques for data-transfer-intensive applications
- 1 December 1998
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 6 (4) , 677-686
- https://doi.org/10.1109/92.736141
Abstract
Data-transfer intensive applications typically contain heavily accessed memories involving considerable arithmetic for the computation and the selection of the different memory access pointers. This data processing, namely addressing, becomes dominant in the overall arithmetic cost and it has to be executed under very tight timing constraints. Different high-level optimizing alternatives suitable for addressing are explored in our Adopt methodology and prototype tool environment to reduce the addressing overhead. They include address expression splitting/clustering, induction variable analysis, target architecture selection, and global-scope algebraic optimization. In addition, some steps aiming to reduce at the system level the time-multiplexed address unit cost, are also incorporated for area and power efficiency. The techniques are demonstrated on test-vehicles representative of real-life applications, shelving important savings on the overall arithmetic cost.Keywords
This publication has 21 references indexed in Scilit:
- Synthesis of address generatorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Time constrained allocation and assignment techniques for high throughput signal processingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- ADOPT: efficient hardware address generation in distributed memory architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Address equation multiplexing for real-time signal processing applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Architectural exploration and optimization for counter based hardware address generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Array placement for storage size reduction in embedded multimedia systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Address generation for memories containing multiple arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Behavioral synthesis methodology for HDL-based specification and validationPublished by Association for Computing Machinery (ACM) ,1995
- Cathedral-IIIPublished by Association for Computing Machinery (ACM) ,1991
- The high-level synthesis of digital systemsProceedings of the IEEE, 1990