CMOS transceiver with baud rate clock recovery for optical interconnects

This publication has 6 references indexed in Scilit:

• A second-order semi-digital clock recovery circuit based on injection locking
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A subpicosecond jitter PLL for clock generation in 0.12-μm digital CMOS
  IEEE Journal of Solid-State Circuits, 2003
• Adaptive supply serial links with sub-1-V operation and per-pin clock recovery
  IEEE Journal of Solid-State Circuits, 2002
• Low-power area-efficient high-speed I/O circuit techniques
  IEEE Journal of Solid-State Circuits, 2000
• A semidigital dual delay-locked loop
  IEEE Journal of Solid-State Circuits, 1997
• Arrays of optoelectronic switching nodes comprised of flip-chip-bonded MQW modulators and detectors on silicon CMOS circuitry
  IEEE Photonics Technology Letters, 1996