256-Mb DRAM circuit technologies for file applications
- 1 November 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 28 (11) , 1105-1113
- https://doi.org/10.1109/4.245589
Abstract
256-Mb DRAM circuit technologies characterized by low power and high fabrication yield for file applications are described. The newly proposed and developed circuits are a self-reverse-biasing circuit for word drivers and decoders to suppress the subthreshold current to 3% of the conventional scheme, and a subarray-replacement redundancy technique that doubles chip yield and consequently reduces manufacturing costs. An experimental 256-Mb DRAM has been designed and fabricated by combining the proposed circuit techniques and a 0.25- mu m phase-shift optical lithography, and its basic operations are verified. A 0.72- mu m/sup 2/ double-cylindrical recessed stacked-capacitor (RSTC) cell is used to ensure a storage capacitance of 25 fF/cell. A typical access time under a 2-V power supply voltage was 70 ns. With the proper device characteristics, the simulated performances of the 256-Mb DRAM operating with a 1.5-V power supply voltage are a data-retention current of 53 mu A and an access time of 48 ns.<>Keywords
This publication has 17 references indexed in Scilit:
- Circuit techniques for multi-bit parallel testing of 64 Mb DRAMs and beyondPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Subthreshold current reduction for decoded-driver by self-reverse biasing (DRAMs)IEEE Journal of Solid-State Circuits, 1993
- Subthreshold-current reduction circuits for multi-gigabit DRAM'sPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- Switched-source-impedance CMOS circuit for low standby subthreshold current giga-scale LSI'sPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- 256 Mb DRAM technologies for file applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- A 4-Mb pseudo SRAM operating at 2.6+or-1 V with 3- mu A data retention currentIEEE Journal of Solid-State Circuits, 1991
- A flexible redundancy technique for high-density DRAMsIEEE Journal of Solid-State Circuits, 1991
- A 23-ns 1-Mb BiCMOS DRAMIEEE Journal of Solid-State Circuits, 1990
- A redundancy circuit for a fault-tolerant 256K MOS RAMIEEE Journal of Solid-State Circuits, 1982
- Redundancy techniques for fast static RAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981