Analysis and design of latch-controlled synchronous digital circuits
- 1 March 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 11 (3) , 322-333
- https://doi.org/10.1109/43.124419
Abstract
The authors present a succinct formulation of the timing constraints for latch-controlled synchronous digital circuits. It is shown that the constraints are mildly nonlinear. The equivalence of the nonlinear optimal cycle time calculation problem to an associated and simpler linear programming (LP) problem is proved. A LP-based algorithm which is guaranteed to obtain the optimal cycle time for arbitrary circuits controlled by a general class of multiphase overlapped clocks is presented. The formulation and an initial implementation of the algorithm on some example circuits are illustratedKeywords
This publication has 7 references indexed in Scilit:
- ATV: an abstract timing verifierPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Pearl: a CMOS timing analyzerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On the calculation of optimal clocking parameters in synchronous circuits with level-sensitive latchesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Clocking Schemes for High-Speed Digital SystemsIEEE Transactions on Computers, 1986
- A Switch-Level Timing Verifier for Digital MOS VLSIIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Synchronous Path Analysis in MOS Circuit SimulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- Pert as an Aid to Logic DesignIBM Journal of Research and Development, 1966