Efficient incremental rerouting for fault reconfiguration in field programmable gate arrays
- 20 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- Efficient network-flow based techniques for dynamic fault reconfiguration in FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An approach for the yield enhancement of programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Low overhead fault-tolerant FPGA systemsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1998
- Methodologies for tolerating cell and interconnect faults in FPGAsIEEE Transactions on Computers, 1998
- On routability for FPGAs under faulty conditionsIEEE Transactions on Computers, 1995
- Yield enhancement of programmable ASIC arrays by reconfiguration of circuit placementsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994