High-level Power Modeling, Estimation, And Optimization
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 504-511
- https://doi.org/10.1109/dac.1997.597199
Abstract
No abstract availableKeywords
This publication has 56 references indexed in Scilit:
- Microarchitectural synthesis of performance-constrained, low-power VLSI designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Behavioral synthesis for low powerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Accurate entropy calculation for large logic circuits based on output clusteringPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Symbolic synthesis of clock-gating logic for power optimization of control-oriented synchronous networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1997
- Towards a high-level power estimation capability [digital ICs]IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1996
- Information theoretic measures for power analysis [logic design]IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1996
- Register allocation and binding for low powerPublished by Association for Computing Machinery (ACM) ,1995
- Guarded evaluationPublished by Association for Computing Machinery (ACM) ,1995
- Optimizing power using transformationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995
- Profile-driven behavioral synthesis for low-power VLSI systemsIEEE Design & Test of Computers, 1995