PLA optimization using output encoding
- 6 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Boolean decomposition of programmable logic arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Symbolic Design of Combinational and Sequential Logic Circuits Implemented by Two-Level Logic MacrosIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- GENIE: A Generalized Array Optimizer for VLSI SynthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- Logic Minimization Algorithms for VLSI SynthesisPublished by Springer Nature ,1984
- Pleasure: A Computer Program for Simple/Multiple Constrained/Unconstrained Folding of Programmable Logic ArraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- Microprogram Optimization: A SurveyIEEE Transactions on Computers, 1976
- MINI: A Heuristic Approach for Logic MinimizationIBM Journal of Research and Development, 1974
- An algorithm for minimizing read only memories for machine controlPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1968