Hardware selection and clustering in the HYPER synthesis system
- 2 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 176-180
- https://doi.org/10.1109/edac.1992.205918
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- HYPER: an interactive synthesis environment for high performance real time applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Module selection for pipelined synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An algorithm for component selection in performance optimized schedulingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Combined hardware selection and pipelining in high performance data-path designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- MOSP: module selection for pipelined designs with multi-cycle operationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Resource driven synthesis in the HYPER systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Fast prototyping of datapath-intensive architecturesIEEE Design & Test of Computers, 1991
- A scheduling and resource allocation algorithm for hierarchical signal flow graphsPublished by Association for Computing Machinery (ACM) ,1989
- Using bottom-up design techniques in the synthesis of digital hardware from abstract behavioral descriptionsPublished by Association for Computing Machinery (ACM) ,1986
- A Formal Method for the Specification, Analysis, and Design of Register-Transfer Level Digital LogicIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983