A new methodology for design of BiCMOS gates and comparison with CMOS
- 1 January 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 39 (2) , 339-347
- https://doi.org/10.1109/16.121692
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- A BiCMOS logic gate with positive feedbackPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A new BiCMOS/CMOS gate comparison/design methodology and supply voltage scaling modelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- BiCMOS gate performance optimization using a unified delay modelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- Perspective on BiCMOS VLSIsIEEE Journal of Solid-State Circuits, 1988
- A 7-ns/350-mW 64-kbit ECL-compatible RAMIEEE Journal of Solid-State Circuits, 1987
- High-speed BiCMOS technology with a buried twin well structureIEEE Transactions on Electron Devices, 1987
- 13-ns, 500-mW, 64-kbit ECL RAM using Hi-BiCMOS technologyIEEE Journal of Solid-State Circuits, 1986
- Advanced BiCMOS technology for high speed VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986