CMOS technology-year 2010 and beyond
- 1 March 1999
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 34 (3) , 357-366
- https://doi.org/10.1109/4.748187
Abstract
No abstract availableKeywords
This publication has 19 references indexed in Scilit:
- Tunneling gate oxide approach to ultra-high current drive in small geometry MOSFETsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High performance RF characteristics of raised gate/source/drain CMOS with Co salicidePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Sub-100 nm gate length metal gate NMOS transistors fabricated by a replacement gate processPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Sub-10-ps gate delay by reducing the current crowding effect at an extensionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low resistance Ti or Co salicided raised source/drain transistors for sub-0.13 μm CMOS technologiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low leakage, ultra-thin gate oxides for extremely high performance sub-100 nm nMOSFETsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The influence of oxygen at epitaxial Si/Si substrate interface for 0.1 μm epitaxial Si channel N-MOSFETs grown by UHV-CVDPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Scaling the MOS transistor below 0.1 μm: methodology, device structures, and technology requirementsIEEE Transactions on Electron Devices, 1994
- A New Scaling Methodology For The 0.1 - 0.025/spl mu/m MOSFETPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- Design of ion-implanted MOSFET's with very small physical dimensionsIEEE Journal of Solid-State Circuits, 1974