A reconfigurable wafer-scale memory

This publication has 10 references indexed in Scilit:

• Yield Models for Defect-Tolerant VLSI Circuits: A Review
  Published by Springer Nature ,1989
• Yield and performance enhancement through redundancy in VLSI and WSI multiprocessor systems
  Proceedings of the IEEE, 1986
• Point defect yield model for wafer scale integration
  IEEE Circuits and Devices Magazine, 1985
• A defect-tolerant design for full-wafer memory LSI
  IEEE Journal of Solid-State Circuits, 1984
• Process considerations in restructurable VLSI for wafer-scale integration
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1984
• Wafer-scale laser pantography: Fabrication of n-metal-oxide-semiconductor transistors and small-scale integrated circuits by direct-write laser-induced pyrolytic reactions
  Applied Physics Letters, 1983
• Integrated circuit yield statistics
  Proceedings of the IEEE, 1983
• A Hi-CMOSII 8Kx8 bit static RAM
  IEEE Journal of Solid-State Circuits, 1982
• Low resistance laser formed lateral links
  IEEE Electron Device Letters, 1982
• A 4-Mbit full-wafer ROM
  IEEE Transactions on Electron Devices, 1980