A hi-density C4/CBGA interconnect technology for a CMOS microprocessor
- 1 January 1996
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part B
- Vol. 19 (1) , 166-173
- https://doi.org/10.1109/96.486499
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- Inductance calculation and optimal pin assignment for the design of pin grid array and chip-carrier packagesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A CPU chip-on-board modulePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- CBGA package design for C4 PowerPC microprocessor chips: trade-off between substrate routability and performancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Thermal modeling and experimental characterization of the C4/surface-mount-array interconnect technologiesIEEE Transactions on Components, Packaging, and Manufacturing Technology: Part A, 1995
- Reliability comparison of two metallurgies for ceramic ball grid arrayIEEE Transactions on Components, Packaging, and Manufacturing Technology: Part B, 1995
- Reliability of Controlled Collapse InterconnectionsIBM Journal of Research and Development, 1969