Probabilistic resource estimation for pipeline architecture
- 19 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- GAUT: An architectural synthesis tool for dedicated signal processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- System-level design guidance using algorithm propertiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- How to specify an algorithm in VLSI architectural synthesis? A vocal coding applicationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Optimizing resource utilization using transformationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Combined hardware selection and pipelining in high performance data-path designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Estimating implementation bounds for real time DSP application specific circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994
- Estimating architectural resources and performance for high-level synthesis applicationsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1993
- Predicting system-level area and delay for pipelined and nonpipelined designsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992