Low Power Circuit Techniques

This publication has 18 references indexed in Scilit:

• Design of CMOS tapered buffer for minimum power-delay product
  IEEE Journal of Solid-State Circuits, 1994
• Low power design using double edge triggered flip-flops
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994
• Noise in digital dynamic CMOS circuits
  IEEE Journal of Solid-State Circuits, 1994
• High-speed CMOS I/O buffer circuits
  IEEE Journal of Solid-State Circuits, 1992
• A 200-MHz 64-b dual-issue CMOS microprocessor
  IEEE Journal of Solid-State Circuits, 1992
• Double-edge-triggered D-flip-flops for high-speed CMOS circuits
  IEEE Journal of Solid-State Circuits, 1991
• A high-speed clamped bit-line current-mode sense amplifier
  IEEE Journal of Solid-State Circuits, 1991
• Explicit formulation of delays in CMOS data paths
  IEEE Journal of Solid-State Circuits, 1988
• A comparison of CMOS circuit techniques: differential cascode voltage switch logic versus conventional logic
  IEEE Journal of Solid-State Circuits, 1987
• CMOS Circuit Speed and Buffer Optimization
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987