Energy models for delay testing
- 1 June 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 14 (6) , 728-739
- https://doi.org/10.1109/43.387733
Abstract
No abstract availableKeywords
This publication has 20 references indexed in Scilit:
- Delay fault models and test generation for random logic sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Energy minimization based delay testingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Logic systems for path delay test generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On the design of path delay fault testable combinational circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Delay fault coverage and performance tradeoffsPublished by Association for Computing Machinery (ACM) ,1993
- Delay-fault test generation and synthesis for testability under a standard scan design methodologyIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- DYNAMITE: an efficient automatic test pattern generation system for path delay faultsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- On computing the sizes of detected delay faultsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Modeling and Testing for Timing Faults in Synchronous Sequential CircuitsIEEE Design & Test of Computers, 1984
- On simple characterizations of k-treesDiscrete Mathematics, 1974