A hardware efficient parallel Viterbi algorithm

This publication has 9 references indexed in Scilit:

• Stanford Telecom VLSI design of a convolutional decoder
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Algorithms and architectures for concurrent Viterbi decoding
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Parallel Viterbi algorithm implementation: breaking the ACS-bottleneck
  IEEE Transactions on Communications, 1989
• Parallel processing for Viterbi algorithm
  Electronics Letters, 1988
• Memory Management in a Viterbi Decoder
  IEEE Transactions on Communications, 1981
• Sliding Block Decoding of Convolutional Codes
  IEEE Transactions on Communications, 1981
• The viterbi algorithm
  Proceedings of the IEEE, 1973
• Maximum-likelihood sequence estimation of digital sequences in the presence of intersymbol interference
  IEEE Transactions on Information Theory, 1972
• Viterbi Decoding for Satellite and Space Communication
  IEEE Transactions on Communication Technology, 1971