Algorithms and architectures for concurrent Viterbi decoding
- 7 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 836-840
- https://doi.org/10.1109/icc.1989.49807
Abstract
The sequential nature of the Vitterbi algorithm places an inherent upper limit on the decoding throughput of the algorithm in a given integrated circuit technology and thereby restricts its applications. Three methods of generating inherently unlimited concurrency in Viterbi decoding, for both controllable and uncontrollable shift register processes and Markov processes, are described. Concurrent decoders using these methods can apply high-throughput architectures with an overhead of pipeline latches or parallel hardware. A feasible method for bypassing the hardware limit is also proposed for decoding at an arbitrarily high as well as variable throughput. The proposed methods make real-time Viterbi decoding in the gigabit-per-second range feasible for convolutional and trellis codes Author(s) Horng-Dar Lin Dept. of Electr. Eng. & Comput. Sci., California Univ., Berkeley, CA, USA Messerschmitt, D.G.Keywords
This publication has 10 references indexed in Scilit:
- A modular architecture for dynamic programming and maximum likelihood sequence estimationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Parallel Viterbi decoding by breaking the compare-select feedback bottleneckPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Locally connected VLSI architectures for the Viterbi algorithmIEEE Journal on Selected Areas in Communications, 1988
- Concurrent cellular VLSI adaptive filter architecturesIEEE Transactions on Circuits and Systems, 1987
- Pipeline interleaved programmable DSP's: ArchitectureIEEE Transactions on Acoustics, Speech, and Signal Processing, 1987
- A scarce-state-transition Viterbi-decoder VLSI for bit error correctionIEEE Journal of Solid-State Circuits, 1987
- Arbitrarily high sampling rate adaptive filtersIEEE Transactions on Acoustics, Speech, and Signal Processing, 1987
- VLSI Structures for Viterbi Receivers: Part II--Encoded MSK ModulationIEEE Journal on Selected Areas in Communications, 1986
- The viterbi algorithmProceedings of the IEEE, 1973
- Evaluation of Error Correction Block Encoding for High-Speed HF DataIEEE Transactions on Communication Technology, 1967