Diagnosing CMOS bridging faults with stuck-at fault dictionaries
Top Cited Papers
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 860-870
- https://doi.org/10.1109/test.1990.114104
Abstract
It is shown that the traditional approach to diagnosing stuck-at faults with fault dictionaries generated for stuck-at faults is not appropriate for diagnosing CMOS bridging faults. A novel technique for using stuck-at-fault dictionaries to diagnose bridging faults is described. Teradyne's LASAR was used to simulate bridging and stuck-at faults in a number of combinational circuits, including parity trees, multiplexers, and the 74ASCI181 4-b, 16-function ALU (arithmetic and logic unit). When the traditional technique was used, between 30%-50% of the bridging faults were mis-diagnosed, with the presence of a failure indicated on a fault-free node. In addition, as the stuck-at-fault diagnostic ability of a test increased, the bridging fault diagnostic ability decreased. By use of the new technique. over 92% of the bridging faults in the circuits used for this research were diagnosed correctly and less than 4% led to misleading diagnoses.Keywords
This publication has 11 references indexed in Scilit:
- Electron beam tester integrated into a VLSI testerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Failure diagnosis of structured VLSIIEEE Design & Test of Computers, 1989
- Model-Based Troubleshooting of Digital SystemsPublished by Defense Technical Information Center (DTIC) ,1988
- Realistic fault modeling for VLSI testingPublished by Association for Computing Machinery (ACM) ,1987
- A systematic technique for detecting and locating bridging and stuck-at faults in I/O pins of LSI/VLSI chipsComputers & Mathematics with Applications, 1987
- Inductive Fault Analysis of MOS Integrated CircuitsIEEE Design & Test of Computers, 1985
- A Maximal Resolution Guided-Probe Testing AlgorithmPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their TestabilityIEEE Transactions on Computers, 1980
- Diagnosis & Reliable Design of Digital SystemsPublished by Springer Nature ,1976
- Bridging and Stuck-At FaultsIEEE Transactions on Computers, 1974