On the modeling and testing of gate oxide shorts in CMOS logic gates
- 9 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 15505774,p. 161-174
- https://doi.org/10.1109/dftvs.1991.199958
Abstract
The electrical and logic operation of CMOS simple logic gates in the presence of gate oxide shorts is analyzed using realistic defect models. These models reflect the resistive nature of gate oxide shorts and the difference between n- and p-channel transistors. The resistance of a short plays a central role in determining the actual circuit behavior. Faults caused by gate oxide shorts can be dependent not only on inputs to the gate containing the fault but also on other signals in the circuit, and can escape tests generated using normal TPG schemes. The stuck-at test set for a logic gate cannot guarantee to detect all transistor gate-to-source and gate-to-drain shorts in the logic gate. Gate oxide shorts in n-channel transistors affect circuit operation more severely than those in p-channel transistors do. Some limitations of present transistor-level fault modeling techniques are revealed.<>Keywords
This publication has 14 references indexed in Scilit:
- Why We Need Design-for-testabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Dielectric based antifuse for logic and memory ICsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Built-in current testing-feasibility studyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- CMOS bridging fault detectionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Quiescent power supply current measurement for CMOS IC defect detectionIEEE Transactions on Industrial Electronics, 1989
- CrossCheck: a cell based VLSI testability solutionPublished by Association for Computing Machinery (ACM) ,1989
- On accuracy of switch-level modeling of bridging faults in complex gatesPublished by Association for Computing Machinery (ACM) ,1987
- Transistor-level test generation for physical failures in CMOS circuitsPublished by Association for Computing Machinery (ACM) ,1986
- Test Considerations for Gate Oxide Shorts in CMOS ICsIEEE Design & Test of Computers, 1986
- A Multivalued Algebra For Modeling Physical Failures in MOS VLSI CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985