CMOS bridging fault detection
Top Cited Papers
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 842-851
- https://doi.org/10.1109/test.1990.114102
Abstract
The authors compare the performance of two test generation techniques, stuck fault testing and current testing, when applied to CMOS bridging faults. Accurate simulation of such faults mandated the development of several new design automation tools, including an analog-digital fault simulator. The results of this simulation are analyzed. It is shown that stuck fault test generation, while inherently incapable of directly expressing many of the likely CMOS faults, was still able to generate a set of effective test patterns. Current monitoring, however, by virtue of its more accurate model and less stringent detection criterion, was able to generate tests of measurably higher quality. It is concluded that the selection of one technique over the other becomes a cost tradeoff. Current testing produced test patterns that were consistently more effective in detecting bridging faults. This higher quality comes at higher start-up costs aid higher costs per chip design.Keywords
This publication has 19 references indexed in Scilit:
- Fault-Tolerant Hamiltonicity of Augmented Cubes under the Conditional Fault ModelPublished by Springer Nature ,2009
- A framework and method for hierarchical test generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Layout-driven test generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Test generation for current testingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Current sensing for built-in testing of CMOS circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Advanced automatic test pattern generation and redundancy identification techniquesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Test pattern generation for sequential MOS circuits by symbolic fault simulationPublished by Association for Computing Machinery (ACM) ,1989
- Accelerated Fault Simulation and Fault Grading in Combinational CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Realistic fault modeling for VLSI testingPublished by Association for Computing Machinery (ACM) ,1987
- Characterization and Testing of Physical Failures in MOS Logic CircuitsIEEE Design & Test of Computers, 1984