A useful application of CMOS ternary logic to the realisation of asynchronous circuits
- 22 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This paper shows how the application of a CMOS ternary logic is useful in the realisation of delay insensitive (DI) asynchronous circuits. It is shown that fully DI asynchronous circuits are obtained with a ternary handshake protocol which employs the third logic level as idle state of the asynchronous interface. The advantages obtained are a dramatic reduction of the communication requirement and a lower power consumption as compared to other asynchronous solutions. It is then discussed how general purpose delay-insensitive circuits can be designed with ternary logic elements and finally an asynchronous sequence recognition circuit is described as an application of the approach.Keywords
This publication has 11 references indexed in Scilit:
- On the realisation of delay-insensitive asynchronous circuits with CMOS ternary logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Asynchronous design methodologies: an overviewProceedings of the IEEE, 1995
- Current-mode CMOS multiple-valued logic circuitsIEEE Journal of Solid-State Circuits, 1994
- A fully asynchronous low-power error corrector for the DCC playerIEEE Journal of Solid-State Circuits, 1994
- Design and application of pipelined dynamic CMOS ternary logic and simple ternary differential logicIEEE Journal of Solid-State Circuits, 1993
- Performance of synchronous and asynchronous schemes for VLSI systemsIEEE Transactions on Computers, 1992
- Low-power CMOS digital designIEEE Journal of Solid-State Circuits, 1992
- Multiple-Valued Logic—its Status and its FutureIEEE Transactions on Computers, 1984
- The Prospects for Multivalued Logic: A Technology and Applications ViewIEEE Transactions on Computers, 1981
- On the Design of Three-Valued Asynchronous ModulesIEEE Transactions on Computers, 1980