Gate array placement based on mincut partitioning with path delay constraints
- 30 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- A new min-cut placement algorithm for timing assurance layout design meeting net length constraintPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An adaptive timing-driven layout for high speed VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Timing driven placement using complete path delaysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Performance-driven placement of cell based IC'sPublished by Association for Computing Machinery (ACM) ,1989
- Timing Influenced Layout DesignPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- Optimization by Simulated AnnealingScience, 1983
- A Linear-Time Heuristic for Improving Network PartitionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982