Increase in delay uncertainty by performance optimization
- 13 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 5, 379-382
- https://doi.org/10.1109/iscas.2001.922064
Abstract
SUMMARY This paper discusses a statistical effect of per- formance optimization to uncertainty in circuit delay. Perfor- mance optimization has an effect of balancing the delay of each path in a circuit, i.e. the delay times of long paths are shortened and the delay times of short paths are lengthened. In these path- balanced circuits, the uncertainty in circuit delay, which is caused by delay calculation error, manufacturing variability, fluctuation of operating condition, etc., becomes worse by a statistical char- acteristic of circuit delay. Thus, a highly-optimized circuit may not satisfy delay constraints. In this paper, we demonstrate some examples that uncertainty in circuit delay is increased by path- balancing, and we then raise a problem that performance opti- mization increases statistically-distributed circuit delay.Keywords
This publication has 10 references indexed in Scilit:
- Lp Based Cell Selection With Constraints Of Timing, Area, And Power ConsumptionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Power reduction by gate sizing with path-oriented slack calculationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Vector quantization processor for mobile video communicationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Post-layout transistor sizing for power reduction in cell-based designPublished by Association for Computing Machinery (ACM) ,2001
- Convex delay models for transistor sizingPublished by Association for Computing Machinery (ACM) ,2000
- Gate sizing using a statistical delay modelPublished by Association for Computing Machinery (ACM) ,2000
- Gate sizing for constrained delay/power/area optimizationIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1997
- 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOSIEEE Journal of Solid-State Circuits, 1995
- Transistor sizing for minimizing power consumption of CMOS circuits under delay constraintPublished by Association for Computing Machinery (ACM) ,1995
- Clustered voltage scaling technique for low-power designPublished by Association for Computing Machinery (ACM) ,1995