A synthesis framework based on trace and automata theory
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- The Princeton University behavioral synthesis systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Control optimization in high-level synthesis using behavioral don't caresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Nondeterministic finite-state machines and sequential don't caresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Scheduling with environmental constraints based on automata representationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Implicit state enumeration of finite state machines using BDD'sPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A unified framework for the formal verification of sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High Level Synthesis of ASICs under Timing and Synchronization ConstraintsPublished by Springer Nature ,1992
- Analysis of digital circuits through symbolic reductionIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- VHDL: Hardware Description and DesignPublished by Springer Nature ,1989
- Theories of automata on ω-tapes: A simplified approachJournal of Computer and System Sciences, 1974