An automatic layout generator for analog circuits
- 2 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- New algorithms for placement and routing of custom analog cells in ACACIAPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Optimal slicing of plane point placementsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A new template based approach to module generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The CMOS gain-boosting techniqueAnalog Integrated Circuits and Signal Processing, 1991
- OPASYN: a compiler for CMOS operational amplifiersIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Tailor: a layout system based on trapezoidal corner stitchingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- ILAC: an automated layout tool for analog CMOS circuitsIEEE Journal of Solid-State Circuits, 1989
- Magic: A VLSI Layout SystemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984