The role of border traps in MOS high-temperature postirradiation annealing response

Abstract
WB have performed a very-long-term study of the response of non-radiation-hardened MOS transistors to elevated-temperature, postirradiation biased anneals. The midgap-voltage shift of these devices returns to similar to 0 v during a 2.75-year, +6 V 100 degrees C anneal, supporting the idea that interface traps and border traps (near-interfacial oxide traps which can exchange charge with the underlying Si) in these devices are charge-neutral at midgap. Subsequent switched-bias annealing reveals that a significant fraction of;the radiation-induced trapped holes have not been removed from the device, but are compensated by electrons in border traps. These border traps can lead to large, reversible changes in midgap-voltage shifts and/or subthreshold stretchout during switched-bias anneals. Midgap-voltage and subthreshold-stretchout reversibility remains significant in these devices even after annealing at temperatures up to 350 degrees C. Similar reversibility: in postirradiation response, though not as dramatic in magnitude, is observed for hardened transistors and capacitors. These results suggest that border traps may lead to increased reliability problems in some irradiated devices, compared to;their;unirradiated counterparts, especially in applications requiring high-temperature (similar to 100 degrees C or higher) operation.