Computation of floating mode delay in combinational circuits: theory and algorithms

This publication has 12 references indexed in Scilit:

• Pearl: a CMOS timing analyzer
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• The effects of false paths in high-level synthesis
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Path sensitization in critical path problem
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Computation of floating mode delay in combinational circuits: practice and implementation
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
• Integrating Functional and Temporal Domains in Logic Design
  Published by Springer Nature ,1991
• Timing analysis using functional analysis
  IEEE Transactions on Computers, 1988
• Timing Verification and the Timing Analysis program
  Published by Association for Computing Machinery (ACM) ,1982
• An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits
  IEEE Transactions on Computers, 1981
• Diagnosis of Automata Failures: A Calculus and a Method
  IBM Journal of Research and Development, 1966
• On Finding a Nearly Minimal Set of Fault Detection Tests for Combinational Logic Nets
  IEEE Transactions on Electronic Computers, 1966