Exploiting power-up delay for sequential optimization

This publication has 12 references indexed in Scilit:

• Sequential circuit design using synthesis and optimization
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Synthesis and optimization of synchronous logic circuits from recurrence equations
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Sequential logic optimization by redundancy addition and removal
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Extracting local don't cares for network optimization
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Observability relations and observability don't cares
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• The Validity of Retiming Sequential Circuits
  Proceedings of the 39th conference on Design automation - DAC '02, 1995
• Formula-dependent equivalence for compositional CTL model checking
  Published by Springer Nature ,1994
• Classification of faults in synchronous sequential circuits
  IEEE Transactions on Computers, 1993
• Retiming and resynthesis: optimizing sequential networks with combinational techniques
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
• Optimizing synchronous systems
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1981