Classification of faults in synchronous sequential circuits
- 1 January 1993
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 42 (9) , 1066-1077
- https://doi.org/10.1109/12.241596
Abstract
Undetectable and redundant faults in synchronous sequential circuits are analyzed. A distinction is drawn between undetectable faults and faults that are never manifested as output errors. The latter are classified as redundant. It is shown that there are faults for which a test sequence does not exist; however, under certain initial conditions (or initial states) of the circuit, faulty behavior may be observed. Such faults are called partially detectable faults. A partially detectable fault is undetectable, but is not redundant, as it affects circuit operation under some conditions. We observe that the notion of redundancy cannot be separated from the mode of operation of the circuit. Two modes of operation are considered, representative of common modes, called the synchronization mode and the free mode. Accordingly, the identification of redundant faults calls for different test generation strategies. Two test strategies to generate tests for detectable faults and partial tests for partially detectable faults are defined, called the restricted test strategy and the unrestricted test strategy. Each test strategy is related to a different operation mode, and is suitable for generating tests as well as partial tests under the corresponding mode of operation, and identifying the redundant faults under that mode. We present a complete test procedure for each operation mode, present experimental evidence that partially detectable faults exist, and propose a new definition of a fault coverage measure that accounts for the existence of such faults.This publication has 29 references indexed in Scilit:
- A protocol test generation procedurePublished by Elsevier ,2003
- Testability analysis of synchronous sequential circuits based on structural dataPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An optimal test sequence for the JTAG/IEEE P1149.1 test access port controllerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Fast test generation for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The multiple observation time test strategyIEEE Transactions on Computers, 1992
- On removing redundancy in sequential circuitsPublished by Association for Computing Machinery (ACM) ,1991
- Redundancies and don't cares in sequential logic synthesisJournal of Electronic Testing, 1990
- A directed search method for test generation using a concurrent simulatorIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Simulator-oriented fault test generatorPublished by Association for Computing Machinery (ACM) ,1988
- Test generation for sequential circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988