Self-Aligned Transistors with Polysilicon Emitters for Bipolar VLSI
- 1 February 1985
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 20 (1) , 162-167
- https://doi.org/10.1109/jssc.1985.1052290
Abstract
No abstract availableThis publication has 23 references indexed in Scilit:
- Comparison of experimental and theoretical results on polysilicon emitter bipolar transistorsIEEE Transactions on Electron Devices, 1984
- Effects of surface treatments on the electrical characteristics of bipolar transistors with polysilicon emittersSolid-State Electronics, 1983
- TEM AND RBS STUDIES OF THE REGROWTH OF ARSENIC IMPLANTED POLYSILICON DUE TO AN OXIDATION DRIVE-INLe Journal de Physique Colloques, 1982
- Predeposition through a polysilicon layer as a tool to reduce anomalies in phosphorus profiles and the push-out effect in n-p-n transistorsIEE Proceedings I Solid State and Electron Devices, 1980
- Bipolar transistor design for optimized power-delay logic circuitsIEEE Journal of Solid-State Circuits, 1979
- Peripheral emitter—Base junction capacitance in bipolar transistorsIEEE Transactions on Electron Devices, 1979
- Elevated electrode integrated circuitsIEEE Transactions on Electron Devices, 1979
- Effects of dislocations in silicon transistors with implanted emittersSolid-State Electronics, 1979
- Thermal Oxidation of Phosphorus‐Doped Polycrystalline Silicon in Wet OxygenJournal of the Electrochemical Society, 1978
- Theory of TunnelingJournal of Applied Physics, 1961