Architectures for lattice structure based orthonormal discrete wavelet transforms
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 259-270
- https://doi.org/10.1109/asap.1994.331798
Abstract
This paper presents efficient single-rate architectures for the orthonormal discrete wavelet transform (DWT). Folded and digit-serial architectures are derived from an efficient lattice implementation of two-channel FIR paraunitary systems known as the quadrature mirror filter (QMF) lattice. Folded architectures are derived by applying systematic folding techniques to multirate systems. For digit-serial architectures, we show that any two-channel subband system can be implemented using digit-serial processing techniques by utilizing the polyphase decomposition. Using this result, we describe an orthonormal DWT architecture which uses the QMF lattice structure and digit-serial processing techniques. The number of multipliers and adders required for both the folded and digit-serial lattice-based architectures approaches one-half the number required to implement similar systems based on direct-form filter implementations as the order of the FIR filters becomes large. This makes folded and digit-serial QMF lattice structures attractive choices for applications of the orthonormal DWT which require low area and low power dissipation.Keywords
This publication has 14 references indexed in Scilit:
- VLSI architectures for discrete wavelet transformsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1993
- On orthonormal wavelets and paraunitary filter banksIEEE Transactions on Signal Processing, 1993
- Systematic synthesis of DSP data format converters using life-time analysis and forward-backward register allocationIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1992
- Low-power CMOS digital designIEEE Journal of Solid-State Circuits, 1992
- Synthesis of control circuits in folded pipelined DSP architecturesIEEE Journal of Solid-State Circuits, 1992
- A systematic approach for design of digit-serial signal processing architecturesIEEE Transactions on Circuits and Systems, 1991
- Digit-serial processing techniquesIEEE Transactions on Circuits and Systems, 1990
- Orthonormal bases of compactly supported waveletsCommunications on Pure and Applied Mathematics, 1988
- Lattice structures for optimal design and robust implementation of two-channel perfect-reconstruction QMF banksIEEE Transactions on Acoustics, Speech, and Signal Processing, 1988
- Optimizing Synchronous Circuitry by Retiming (Preliminary Version)Published by Springer Nature ,1983