Low-supply-noise low-power embedded modular SRAM
- 1 January 1996
- journal article
- Published by Institution of Engineering and Technology (IET) in IEE Proceedings - Circuits, Devices and Systems
- Vol. 143 (2) , 73
- https://doi.org/10.1049/ip-cds:19960014
Abstract
No abstract availableThis publication has 7 references indexed in Scilit:
- A single-bit-line cross-point cell activation (SCPA) architecture for ultra-low-power SRAM'sIEEE Journal of Solid-State Circuits, 1993
- A 180 MHz 0.8 mu m BiCMOS modular memory family of DRAM and multiport SRAMIEEE Journal of Solid-State Circuits, 1993
- Low-power CMOS digital designIEEE Journal of Solid-State Circuits, 1992
- A 16-ns 1-Mb CMOS EPROMIEEE Journal of Solid-State Circuits, 1990
- A 25-ns 4-Mbit CMOS SRAM with dynamic bit-line loadsIEEE Journal of Solid-State Circuits, 1989
- New DRAM noise generation under half-V/sub cc/ precharge and its reduction using a transposed amplifierIEEE Journal of Solid-State Circuits, 1989
- A 7.5-ns 32 K*8 CMOS SRAMIEEE Journal of Solid-State Circuits, 1988