Expandable Networks for Neuromorphic Chips
- 12 February 2007
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems I: Regular Papers
- Vol. 54 (2) , 301-311
- https://doi.org/10.1109/tcsi.2006.887474
Abstract
We have developed a grid network that broadcasts spikes (all-or-none events) in a multichip neuromorphic system by relaying them from chip to chip. The grid is expandable because, unlike a bus, its capacity does not decrease as more chips are added. The multiple relays do not increase latency because the grid's cycle time is shorter than the bus. We describe an asynchronous relay implementation that automatically assigns chip addresses to indicate the source of spikes, encoded as word-serial address-events. This design, which is integrated on each chip, connects neurons at corresponding locations on each of the chips (pointwise connectivity) and supports oblivious, targeted, and excluded delivery of spikes. Results from two chips fabricated in 0.25-mum technology are presented, showing word-rates up to 45.4 M events/sKeywords
This publication has 21 references indexed in Scilit:
- Programmable Connections in Neuromorphic GridsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- An asynchronous architecture for modeling intersegmental neural communicationIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2006
- A Burst-Mode Word-Serial Address-Event Link—I: Transmitter DesignIEEE Transactions on Circuits and Systems I: Regular Papers, 2004
- A Burst-Mode Word-Serial Address-Event Link—III: Analysis and Test ResultsIEEE Transactions on Circuits and Systems I: Regular Papers, 2004
- An ON–OFF Orientation Selective Address Event Representation Image Transceiver ChipIEEE Transactions on Circuits and Systems I: Regular Papers, 2004
- A biomorphic digital image sensorIEEE Journal of Solid-State Circuits, 2003
- A reconfigurable neuromorphic VLSI multi-chip system applied to visual motion computationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Point-to-point connectivity between neuromorphic chips using address eventsIEEE Transactions on Circuits and Systems II: Express Briefs, 2000
- Delay-insensitive codes — an overviewDistributed Computing, 1988
- Compiling communicating processes into delay-insensitive VLSI circuitsDistributed Computing, 1986