A differential equation for placement analysis
- 1 December 2001
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 9 (6) , 913-921
- https://doi.org/10.1109/92.974904
Abstract
A first-order differential equation for placement analysis is derived by considering the competing processes that generate and terminate wires crossing a circuit partition. The solution of this equation provides an estimate for the number of wires needed by a circuit partition for external communication and corresponds to the information normally associated with Rent's rule. The rate model is shown to account not only for the simple power-law form of Rent's rule for small partition sizes but also for deviations from power-law behavior observed for larger partition sizes. The accuracy of the model is validated by comparing solutions of the differential equation with experimental data extracted from a variety of netlists. The netlists, ranging from 10000 to 68000 cells, were optimized using a commercial placement tool. The accurate modeling of terminal-cell data results in a more robust predictive model for the distribution of wire lengths. This improved model accurately captures the change in the distribution of wires as the level of circuit placement optimization ranges from random to highly optimized placement. In addition, the new model provides an explanation for the experimentally observed inflection point and local maximum in the wire length distribution of some netlists.Keywords
This publication has 7 references indexed in Scilit:
- The interpretation and application of Rent's ruleIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
- Efficient representation of interconnection length distributions using generating polynomialsPublished by Association for Computing Machinery (ACM) ,2000
- Accurate Interconnection Length Estimations for Predictions Early in the Design CycleVLSI Design, 1999
- A stochastic wire-length distribution for gigascale integration (GSI). II. Applications to clock frequency, power dissipation, and chip size estimationIEEE Transactions on Electron Devices, 1998
- The analytical form of the length distribution function for computer interconnectionIEEE Transactions on Circuits and Systems, 1991
- Wire Length Distribution for Placements of Computer LogicIBM Journal of Research and Development, 1981
- On a Pin Versus Block Relationship For Partitions of Logic GraphsIEEE Transactions on Computers, 1971