Self-consistent simulation of hot-carrier damage enhanced gate induced drain leakage
- 1 January 1992
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 221 (01631918) , 543-546
- https://doi.org/10.1109/iedm.1992.307420
Abstract
In this work a consistent physical model for gate induced drain leakage (GIDL) and its increase due to oxide charge build-up during hot-carrier (hc) degradation is presented. The model is used to investigate the influence of oxide charge on GIDL characteristics with 2D device simulation. A self-consistent simulation of hc stress is performed. Results for normal drain current reduction and GIDL increase due to oxide charge accumulation are compared to experimental data. An application to drain engineering of a 0.25 mu m device is demonstrated.Keywords
This publication has 6 references indexed in Scilit:
- High performance 0.1- mu m room temperature Si MOSFETsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Gate-oxide thickness dependence of hot-carrier-induced degradation in buried p-MOSFET'sIEEE Transactions on Electron Devices, 1992
- A new self-consistent modeling approach to investigating MOSFET degradationIEEE Electron Device Letters, 1990
- Time-dependent degradation of MOSFET channel mobility following pulsed irradiationIEEE Transactions on Nuclear Science, 1989
- MINIMOS 3: A MOSFET simulator that includes energy balanceIEEE Transactions on Electron Devices, 1987
- Trap generation and occupation dynamics in SiO2 under charge injection stressJournal of Applied Physics, 1986