Digital CMOS logic operation in the sub-threshold region
- 2 March 2000
- proceedings article
- Published by Association for Computing Machinery (ACM)
- p. 107-112
- https://doi.org/10.1145/330855.331014
Abstract
No abstract availableThis publication has 9 references indexed in Scilit:
- Low-power digital designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A high-speed CMOS full-adder cell using a new circuit design technique-adaptively-biased pseudo-NMOS logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Self-powered signal processing using vibration-based power generationIEEE Journal of Solid-State Circuits, 1998
- The practical engineer [A multi-level approach to low-power IC design]IEEE Spectrum, 1998
- Quasi-static energy recovery logic and supply-clock generation circuitsPublished by Association for Computing Machinery (ACM) ,1997
- Human-powered wearable computingIBM Systems Journal, 1996
- Adiabatic dynamic logicIEEE Journal of Solid-State Circuits, 1995
- Low-power digital systems based on adiabatic-switching principlesIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994
- CMOS analog integrated circuits based on weak inversion operationsIEEE Journal of Solid-State Circuits, 1977