On the Evaluation of Transactor-based Verification for Reusing TLM Assertions and Testbenches at RTL
- 1 January 2006
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 1855 (15301591) , 1-6
- https://doi.org/10.1109/date.2006.243898
Abstract
Transaction level modeling (TLM) is becoming a usual practice for simplifying system-level design and architecture exploration. It allows the designers to focus on the functionality of the design, while abstracting away implementation details that will be added at lower abstraction levels. However, moving from transaction level to RTL requires redefining TLM test benches and assertions. Such a wasteful and error prone conversion can be avoided by adopting transactor-based verification (TBV). Many recent works adopt this strategy to propose verification methodologies that allow: (1) mixing TLM and RTL components; and (2) reusing TLM assertions and test benches at RTL. Even if practical advantages of such an approach are evident, there are no papers in the literature that evaluate the effectiveness of the TBV compared to a more traditional RTL verification strategy. This paper is intended to fill in the gap. It theoretically compares the quality of the TBV towards the rewriting of assertions and test benches at RTL with respect to both fault coverage and assertion coverageKeywords
This publication has 11 references indexed in Scilit:
- The Improvement for Transaction Level Verification Functional CoveragePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Coverage of Formal Properties Based on a High-Level Fault Model and Functional ATPGPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Design for Verification of SystemC Transaction Level ModelsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Combining System Level Modeling with Assertion Based VerificationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Identification of design errors through functional testingIEEE Transactions on Reliability, 2003
- Verification of transaction-level SystemC models using RTL testbenchesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Transaction level modelingPublished by Association for Computing Machinery (ACM) ,2003
- RTL-based functional test generation for high defects coverage in digital SOCsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- FoCs – Automatic Generation of Simulation Checkers from Formal SpecificationsPublished by Springer Nature ,2000
- Symbolic Model CheckingPublished by Springer Nature ,1993