Bonding constraint-induced defect formation at Si-dielectric interfaces and internal interfaces in dual-layer gate dielectrics
- 1 July 1999
- journal article
- Published by American Vacuum Society in Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures
- Vol. 17 (4) , 1806-1812
- https://doi.org/10.1116/1.590831
Abstract
As aggressive scaling of integrated circuits continues into the next century, insulators with dielectric constants higher than SiO2 with different local bonding arrangements will be required to increase gate dielectric capacitance in field effect transistor devices. An important issue in semiconductor device physics is determining whether differences between the bonding at (i) Si–SiO2 interfaces and (ii) interfaces between crystalline Si and alternative gate dielectric materials will result in increased densities of electrically active defects at the alternative dielectric interfaces, thereby limiting targeted levels of performance and reliability. In particular, it is important to understand from a chemical bonding perspective why Si–SiO2 interfaces display both low defect densities and high reliability, while other interfaces such as Si–Si3N4 with similar bonding chemistry, display defect densities that are at least two orders of magnitude higher. Building on previously established criteria for formation of low defect density glasses and thin films, constraint theory is extended to crystalline Si-dielectric interfaces that go beyond Si–SiO2 through development of a model that is based on the average bonding coordination at these interfaces. This approach identifies quantitative bonding criteria that distinguish between device-quality and highly defective interfaces. This extension of constraint theory is validated by its application to interfaces between Si and stacked silicon oxide/nitride dielectrics which demonstrates that as in bulk glasses and thin films an average coordination, Nav>3 yields increasingly defective interfaces. Finally, the universality of this application of constraint theory is demonstrated by showing that defect densities scale with overcoordination in the same way in thin films and at interfaces.Keywords
This publication has 26 references indexed in Scilit:
- Ultra thin (>3 nm) high quality nitride/oxide stack gate dielectrics fabricated by in-situ rapid thermal processingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Tunneling leakage current in ultrathin (<4 nm) nitride/oxide stack dielectricsIEEE Electron Device Letters, 1998
- Ultrathin nitride/oxide (N/O) gate dielectrics for p/sup +/-polysilicon gated PMOSFETs prepared by a combined remote plasma enhanced CVD/thermal oxidation processIEEE Electron Device Letters, 1998
- Ultrathin oxide-nitride gate dielectric MOSFET'sIEEE Electron Device Letters, 1998
- Tunneling currents through ultrathin oxide/nitride dual layer gate dielectrics for advanced microelectronic devicesJournal of Applied Physics, 1998
- Integrated processing of silicon oxynitride films by combined plasma and rapid-thermal processingJournal of Vacuum Science & Technology A, 1996
- Fourier transform infrared study of rapid thermal annealing of a-Si:N:H(D) films prepared by remote plasma-enhanced chemical vapor depositionJournal of Vacuum Science & Technology A, 1995
- Ultrathin device quality oxide-nitride-oxide heterostructure formed by remote plasma enhanced chemical vapor depositionApplied Physics Letters, 1994
- Fixed and trapped charges at oxide–nitride–oxide heterostructure interfaces formed by remote plasma enhanced chemical vapor depositionJournal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, 1993
- Formation of device-quality metal–insulator–semiconductor structures with oxide–nitride–oxide dielectrics by low-temperature plasma-assisted processing, combined with high-temperature rapid thermal annealingJournal of Vacuum Science & Technology A, 1993