Hierarchical redundancy for orthogonal arrays
- 2 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Hierarchical redundancy using defect-tolerant replacement circuits is proposed for increasing the yield of large-area LSIs (WSIs) with mesh-connected array structures. The defect-tolerant replacement circuits can be constructed by using direct-connection paths and distributed switches in basic k -out-of- n redundancy schemes. When the proposed redundancy configurations are applied to two-dimensional orthogonal-array WSIs (wafer-scale-integrated circuits), they reduce the number of switches not covered by any spare replacements. An estimate of defect tolerance indicates that the proposed redundancy configurations can increase the integration scale under 1-micron CMOS design about 256 times over that of general nonredundant LSIs Author(s) Tsuda, N. NTT Commun. & Inf. Processing Lab., Tokyo, JapanKeywords
This publication has 5 references indexed in Scilit:
- Rotary spare replacement redundancy for tree architecture WSIsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A defect and fault tolerant design of WSI static RAM modulesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Fault-Tolerant k-out-of-n Logic Unit Network with Minimum InterconnectionPublished by Springer Nature ,1990
- Reconfiguration of VLSI/WSI mesh array processors with two-level redundancyIEEE Transactions on Computers, 1989
- Fault Tolerance Techniques for Array Structures Used in SupercomputingComputer, 1986