Parallel testing for pattern-sensitive faults in semiconductor random-access memories
- 1 March 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 38 (3) , 394-407
- https://doi.org/10.1109/12.21126
Abstract
No abstract availableKeywords
This publication has 16 references indexed in Scilit:
- An efficient design of embedded memories and their testability analysis using Markov chainsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Planar decomposition for quadtree data structureComputer Vision, Graphics, and Image Processing, 1987
- A 4-Mbit DRAM with trench-transistor cellIEEE Journal of Solid-State Circuits, 1986
- A New Parallel Test Approach for Large MemoriesIEEE Design & Test of Computers, 1986
- A March Test for Functional Faults in Semiconductor Random Access MemoriesIEEE Transactions on Computers, 1981
- Test Procedures for a Class of Pattern-Sensitive Faults in Semiconductor Random-Access MemoriesIEEE Transactions on Computers, 1980
- Testing Memories for Single-Cell Pattern-Sensitive FaultsIEEE Transactions on Computers, 1980
- Efficient Algorithms for Testing Semiconductor Random-Access MemoriesIEEE Transactions on Computers, 1978
- Diagnosis & Reliable Design of Digital SystemsPublished by Springer Nature ,1976
- Detection oF Pattern-Sensitive Faults in Random-Access MemoriesIEEE Transactions on Computers, 1975